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Abstract
Sampling Frequencies Ratio Estimation and Symbol Timing Recovery for Baseband
Binary Pulse Amplitude Modulation
by
Ana A. Paniagua Rodriguez, Master of Science
Utah State University, 2008
Major Professor: Dr. Jacob H. Gunther
Department: Electrical and Computer Engineering
The original intent of this project was to perform real time digital communications
between a personal computer (PC) as the transmitter and a digital signal processor (DSP)
as the receiver using the audio band analog channel. Although transmitter and receiver were
both designed with baseband binary Pulse Amplitude Modulation (PAM), a low data rate
and a sampling rate of 8 kilohertz, it was not possible to achieve communication between
the two with traditional synchronization algorithms because of large differences in sampling
clock frequencies.
This thesis explores the theory and results of implementing digital communications
between systems with different sampling frequencies. The receiver structure has no a priori
knowledge of the transmitter’s sampling rate, although it is assumed to be approximately
equal to that of the receiver. Therefore, a receiver structure that can correct this clock
frequency offset is developed.
Similar sampling frequencies at the transmitter and receiver are assumed in most deriva-
tions in the literature. A search of the literature found no cases of a large difference in the
sampling frequencies. In general, if the receiver knows the transmitter’s sampling rate, a
resampling filter at the receiver converts the signal to one compatible with the transmitters
iv
sampling rate. However, here it is assumed that the receiver does not know the transmitter’s
exact sampling frequency and must be estimated.
The mathematical expressions for the signals in the system are derived. The sampling
frequency offset introduces errors in the correct detection of the signal when it is done
through traditional synchronization algorithms. Therefore, a receiver structure that cor-
rects the sampling frequency offset based on the interpolation concept is proposed. This
structure will be shown to work when the correct sampling frequency ratio is known. Later,
an approach to estimate the sampling frequency ratio is explored. A feedback estimator
structure is derived from the Maximum Likelihood optimum criteria. A feed forward es-
timator that assumes the clock frequency of the transmitter and uses a synchronization
sequence is explored as well.
(48 pages)
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1Chapter 1
Introduction
The original intent of this project was to perform real time digital communications
between a personal computer (PC) as the transmitter and a digital signal processor (DSP)
as the receiver using the audio band analog channel. Although transmitter and receiver were
both designed with baseband binary Pulse Amplitude Modulation (PAM), a low data rate
and a sampling rate of 8 kilohertz, it was not possible to achieve communication between
the two with traditional synchronization algorithms because of large differences in sampling
clock frequencies. Therefore, this thesis presents the theory and results of implementing
digital communications between systems that are working at different sampling frequencies.
The components of the transmitter and receiver are simulated by software (Fig. 1.1),
so after the A/D conversion at the receiver all the signal processing is performed in discrete
time. The exact sampling frequency of the transmitter, Fs1, is unknown to the receiver,
although it is supposed to be close to 8 kilohertz.
 
PC D/A A/D 
Fs1 Fs2 
DSP 
Fig. 1.1: Digital communication system.
21.1 Signals in the System
At the transmitter, the signal was generated using Matlab according to Fig. 1.2. At
the output of the look-up table (LUT) the signal is given by
s (n) =
∑
n
a (n) δ (k − n) , (1.1)
where a (n) is the nth symbol of the sequence and δ (k − n) is the Kronecker delta function.
In this case, a (n) ∈ {−1,+1} because M = 2 in the M-ary PAM baseband signal. This
signal is upsampled by a factor of N1 in order to have N1 samples per symbol. The output
of the upsampler is the weighted impulse train
s (n) =
∑
n
a (n) δ (k − nN1) . (1.2)
The sequence of data symbols modulate the amplitude of the baseband trasmitter
pulse, which explains the name pulse amplitude modulation. The signal at the output of
the transmitter pulse shaping filter is
s (n) =
∑
n
a (n) p ([k − nN1]T1) (1.3)
=
∑
n
a (n) p (kT1 − nN1T1) (1.4)
=
∑
n
a (n) p (kT1 − nTs1) , (1.5)
 
LUT ↑N1 p(nT1) D/A bits 
Fs1 
Fig. 1.2: Digital transmitter.
3where T1 = 1Fs1 is the sample period in the transmitter and Ts1 =
N1
Fs1
is the symbol period
in the transmitter. Both carry units of seconds.
After the discrete-time PAM signal is generated, it is transmitted through the sound
card of the PC to the DSP with sample frequency Fs1 ≈ 8 kHz. At the output of the digital
to analog converter the signal is of the form
s (t) =
∑
n
a (n) p (t− nTs1) . (1.6)
The receiver’s analog-to-digital converter operates at a frequency Fs2. The symbol
period is Ts2 = N2Fs2 , where N2 = N1 is assummed. Note that Fs1 = Fs2 is assumed in most
derivations in the literature [1–3]. No references have been found for the case Fs1 6= Fs2.
Here, consider the signal after being sampled at the receiver and ignore the noise added
by the channel and its associated distortions. The sampled received signal is
s
(
k
Fs2
)
=
∑
n
a (n) p
(
k
Fs2
− nTs1
)
(1.7)
=
∑
n
a (n) p
(
1
Fs2
(
k − nN1Fs2
Fs1
))
. (1.8)
If Fs1 = Fs2 the received signal can be demodulated and detected. Synchronization algo-
rithms must be employed to estimate the value of unknown parameters (e.g., symbol timing,
carrier phase or frequency) that interfere with accurate detection. On the other hand, if
Fs1 6= Fs2, Fs2Fs1 becomes a new unknown parameter in (1.8). Define η = Fs2/Fs1. The
received signal can be demodulated and correctly detected if Fs1 ≈ Fs2. However, in the
case of a considerable sampling frequency offset, η must be identified first and a sample rate
conversion performed to demodulate the signal at the receiver. The effect of η 6= 1 can be
observed comparing received and transmitted signals. The received sampled signal appears
as an increasingly delayed version of the transmitted one as shown in Fig. 1.3.
For this project the TMS320C6713 DSP was used as the receiver with sample rate
configured to be 8 kHz. The sound port of a PC with sample rate configured to be 8 kHz
was used as the output of the transmitter. However, the DSP was actually working at a
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Fig. 1.3: When η 6= 1 the received signal is an increasingly delayed version of the transmitted
signal. If Fs1 > Fs2 the received sampled signal is a shrinked version of the transmitted one
(top), and if Fs1 < Fs2 the received sampled signal is a stretched version of the transmitted
one (bottom).
5different sampling rate. This difference in the transmitter and receiver sampling frequency
was significant enough that made it impossible to synchronize using traditional techniques.
Specifically, Fs1 was unknown to the receiver. Generally if Fs1 is known, a resampling filter
can be used at the receiver to convert the signal to a transmitter’s compatible sampling
rate.
To analyze the effect of the clock frequency offset expand (1.8) and assume no channel
distortion or noise:
s
(
k
Fs2
)
= a0p
(
k
Fs2
)
+ a1p
(
k
Fs2
− N1
Fs1
)
+ a2p
(
k
Fs2
− 2N1
Fs1
)
+ ...+ aN−1p
(
k
Fs2
− (N − 1) N1
Fs1
)
. (1.9)
The transmitted signal is generated as the result of multiplying each symbol of the sequence
with a time translated version of the original transmitter pulse. In the continuous time
domain (1.9) can be rewritten as:
s (t) = a0p (t) + a1p
(
t− N1
Fs1
)
+ a2p
(
t− 2N1
Fs1
)
+ ... (1.10)
where the following equivalences are used:
0 ≤ t ≤ N N1
Fs1
, (1.11)
0 ≤ k
Fs2
≤ N N1
Fs1
. (1.12)
The discrete time domain of the receiver’s pulse is affected by the factor η,
0 ≤ k ≤ NN1Fs2
Fs1
, (1.13)
but the receive filter does not take into account this new time scale. To demodulate the
received signal, η must be considered.
6 
demodulator detector A/D bits 
Synchronization 
FF / FB 
Fig. 1.4: Digital receiver.
1.2 Receiver Architecture
The channel between transmitter and receiver is assumed to be a linear filter that
introduces linear distortions to the signal. At the input of the receiver the signal is a
modified version of the transmitted signal plus white Gaussian noise (AWGN). In this
section it will be assumed there is no difference between the sampling frequencies (i.e.,
Fs1 = Fs2). Typical derivations of receivers (e.g., [2] and [3]) are developed for systems
with no clock frequency offset.
The receiver can be viewed as a two part system: (1) demodulation and (2) signal
detection (Fig. 1.4). At the demodulation stage the noise component should be reduced
and the signal reshaped by the receiver filter. One architecture that has been widely proven
as an optimum1 receiver is the matched filter. Proakis [2] shows that a filter with an impulse
response matched to the signal maximizes the output SNR of an AWGN corrupted signal.
At the detection stage and with no timing delay the output of the matched filter is the
sampled signal, (1.8), convolved with the receive filter,
s
(
k
Fs2
)
=
N−1∑
n=0
a (n) rp
(
k
Fs2
− n 1
Fs1
)
, (1.14)
where rp is the convolution of the transmitted pulse p (nT ) with a filter that matches p (nT )
impulse response: rp (nT ) = p (nT ) ∗ p (−nT ).
1The criteria for optimum in this case is to minimize the probability of error.
7When trying to detect the kth symbol, the signal at the kth instant can be expressed
as
s
(
k
Fs2
)
= a (k) +
N−1∑
n6=k
a (n) rp
(
k
Fs2
− n 1
Fs1
)
. (1.15)
The first term of the right hand side is the desired symbol, while the second term is interfer-
ence from the other symbols (i.e., ISI). An extremely important characteristic of the receive
filter is the ability to reduce the ISI. This condition is known as the Nyquist condition for
zero ISI 2 and the pulses that satisfy this condition are known as Nyquist pulses. A Nyquist
pulse, the Square Root Raised Ccosine, and a matched filter demodulator are used in this
project.
To this point the receiver was analyzed assuming that no distortions were introduced
by the channel to the signal (see (1.8) - (1.14)). Several parameters, sometimes called
“reference parameters,” need to be synchronized prior to the detection of the signal. In real
world applications, the channel’s distortions and the shift between transmitter and receiver
clocks should be incorporated into (1.8):
r
(
k
Fs2
)
=
N−1∑
n=0
a (n) p
(
1
Fs2
(
k − nN1Fs2
Fs1
)
− τ
)
+ n
(
k
Fs2
)
, (1.16)
where r
(
k
Fs2
)
is the received signal, the parameter τ is the time delay between the trans-
mitter and the receiver and n
(
k
Fs2
)
is the sampled version of the AWGN n (t).
The receiver’s decisions are done from this noisy signal. Therefore, to reduce the prob-
ability of error, these decisions should be derived at the optimum sampling instants. It has
been widely shown in the literature that the optimum instant to sample the filtered incom-
ing signal is when the eye diagram3 is at its maximum opening. The channel distortions
affect the optimum sampling instants of the signal, and therefore must be mitigated.
Reference parameters are generally estimated through synchronization. The structures
2Nyquist Theorem. A necessary and sufficient condition for s (t) to satisfy s (nT ) = 1 when n = 0
and s (nT ) = 0 when n 6= 0 is that ∑∞m=−∞ S (f + mTs ) = Ts when S (f) is the Fourier Transform of s (t).
3An eye diagram is an oscilloscope display of the signal at the matched filter output where information
such as SNR and timing errors can be observed. In this case the display is done modulo the symbol period.
8used to estimate the timing error are timing recovery circuits or symbol timing synchro-
nizers. When different type of modulation is used or the demodulation is performed in a
coherent4 way additional reference parameters must be estimated. In those cases carrier
synchronization and frequency synchronization are performed at the receiver to estimate
the correct carrier phase or frequency, respectively.
Synchronization is an important yet difficult task in signal processing. The receiver and
transmitter are each built with specifications that must be met at both ends for successful
communication. Although a range of accuracy is specified by the transmitter and receiver
equipment, the signal becomes distorted in its path to the receiver. Therefore, a number of
parameters must be synchronized prior to the detection stage.
These parameters include the carrier frequency, carrier phase, symbol timing and frame
synchronization. Generally, frame synchronization is performed after the first three param-
eters are correctly recovered. Carrier phase or carrier frequency are not necesarry for this
project because the implementation is done at baseband, therefore only symbol timing
synchronization is taken into account. Much attention is given to synchronization in the
literature because the majority of signal processing at the receiver is intended to recover
the reference parameters. Hence, several methods have been developed to achieve rapid and
accurate synchronization.
Synchronizers can be classified into two groups according to the way they extract in-
formation from the signal: feed forward and feedback. Feed forward synchronizers estimate
the parameters from the incoming signal and use this estimate in the synchronization cir-
cuit. This type of synchronizer does not suffer from hang-ups, and therefore allows rapid
parameter acquisition [4]. Conversely, feedback synchronizers derive an estimate of the
error of the parameters and minimizes the error through a signal to the synchronization
circuit. Feedback synchronizers have an advantage over feed forward because they are able
to automatically track parameters that vary slowly [1].
The reference parameters can be estimated directly from the unknown received symbols
4Coherent demodulation makes use of the phase relation between the reference carrier and the received
signal.
9or from a sequence of known symbols. These two approaches are classified as data-aided and
non-data-aided algorithms, respectively. Non-data-aided synchronizers have the advantage
that no bandwith nor power at the transmitter is employed in transmiting the known
sequence. If a non-data-aided synchronizer uses the detected symbols in its algorithm then
it is classified as a decision-directed.
1.3 A Limited Solution to Sampling Frequency Offset
This section reviews the implementation of symbol timing recovery for binary PAM.
At the receiver, signal processing is done in discrete time, the incoming signal is sampled at
Fs2 by a free running oscillator and the timing recovery circuit uses the signal’s samples to
extract the timing error. This implementation is called asynchronous because the sampling
rate Fs2 is asynchronous to the transmitter’s symbol rate Ts1.
The symbol timing recovery system works at the symbol rate with a structure similar
to a phase locked-loop (PLL). In contrast to PLL, the estimated parameter is not the phase
but rather the timing of the signal and other components are therefore used. To obtain the
structure of the timing error detector the ML estimate of the timing parameter is analyzed.
A derivation of the ML estimation for timing error for M-ary PAM is explained in detail
in M. Rice [3]. Using the results from that derivation and from (1.16), the log-likelihood
function for binary PAM is:
Λ (a, τ) = −L0N
2
ln
(
2piσ2
)− 1
2σ2
NL0−1∑
n=0
{|r (nT ) |2 − 2r (nT ) s (nT ; τ) + |s (nT ; τ) |2} ,
(1.17)
where r (nT ) = s (nT ) + n (nT ) is the received signal, and the representation s (nT ; τ)
has been used to denote that s (nT ) has a dependence on τ . Next, a derivation of the log-
likelihood function with respect to the timing error τ finds the value of τ that will maximize
this function. The value of τ that drives the derivative log-likelihood function to zero is the
ML estimate of the timing error.
Note that neither the noise nor the first term in the log-likelihood function for binary
PAM depend on the timing error. Inside the summation only the middle term has a strong
10
dependence on τ and thus the derivative log-likelihood function can be expressed as:
∂
∂τ
Λ (a, τ) =
1
σ2
∂
∂τ
L0−1∑
k=0
a (k)
NL0−1∑
n=0
r (nT2) p
(
n
Fs2
− k N1
Fs2
− τ
)
, (1.18)
where s (nT ) was replaced with (1.14). The second summation
NL0−1∑
n=0
r (nT2) p
(
n
Fs2
− k N1
Fs2
− τ
)
(1.19)
is recognized as the matched filter output x
(
k
Fs2
+ τ
)
, further reducing (1.18) to:
∂
∂τ
Λ (a, τ) =
1
σ2
∂
∂τ
L0−1∑
k=0
a (k)x
(
k
N1
Fs2
+ τ
)
, (1.20)
L0−1∑
k=0
a (k) x˙
(
k
Fs2
+ τ
)
= 0. (1.21)
This equation sets the structure of the timing error detector (see Fig. 1.5). In the
structure first, an interpolator is used to derive the samples at the correct time. Next, the
error estimate is extracted using the samples at the output of a derivative matched filter
x˙
(
k
Fs2
+ τ
)
and the summation in (1.21) is interpreted as a low pass filter which output
drives an interpolation control that determine the new sampling times of the signal.
The above derivation was done using the known symbols a (k), but a non-data-aided
estimator can be obtained similarly by using the decision of the symbol aˆ (k) instead of the
known symbol a (k). For a detailed derivation of the ML estimation for timing error refer
to M. Rice [3].
Only the ML TED is analyzed here and the timing recovery circuit was derived based
on this structure. Rice [3] and Proakis [2] cover several TEDs as the Muller and Mueller [5]
decision-directed TED, the zero crossing TED or the early-late gate non-decision directed
TED. Among them the optimal criteria of ML was used for this project because the others
have been proven to be ad-hoc estimations of the ML function.
Note that the sample clock at the receiver is independent of the symbol clock at the
11
 
F(z) 
I ↓N MF 
DMF ↓N 
r(nT2) 
â(k) 
↑N NCO 
τe 
Fig. 1.5: Symbol timing recovery circuit with ML TED.
transmitter. That is, T and Ts are incommensurate. Accordingly, at the receiver only the
sample clock 1/Ts2 is known and is independent from the symbol clock 1/T1. The different
relationships between T and Ts dictate the behavior of the interpolation parameters in the
symbol timing synchronization circuit.
Symbol timing synchronization can work in cases where the sampling frequencies are
approximately equal: Fs1 ≈ Fs2 [1]. If the STR is based on a structure similar to a PLL
then based on the behavior of PLLs, there is a frequency offset ∆f within which the loop
can lock [3]. This frequency offset (also called pull-in range) is related to the noise bandwith
Bn of the signal and the damping factor ζ of the loop:
∆fpull−in ≈
(
2pi
√
2ζ
)
Bn. (1.22)
However if the frequency difference is too large, the loop may never lock. This thesis explores
those cases where the frequency offset was such that the PLL could not lock.
The objective of this chapter is to introduce the problem of sampling frequency offset
between the transmitter and receiver of a communication system. In the cases of small
offsets communication can still be achieved with STR. Meyr, Moeneclaey and Fetchel [1],
in the performance analysis of synchronizers, point the behavior of feedback and feed forward
synchronizers in the case of small sampling frequency offset. The allowable frequency offset
12
in that case was defined to be a very small fraction of the symbol rate. Nevertheless, the
literature fails to mathematically analyze the case of clock frequency offset.
From the structures of digital PLLs, the permissible sampling frequency offset for a
PLL based receiver is obtained. Lindsey et al. [6] have profoundly studied the structure of
digital PLLs and their frequency stability. Rice [3] states the case of frequency offset when
covering the PLLs behavior and structure; he also gives a good explanation of STR circuit
and the function of its PLL similar components. However, there is not too much information
in the literature about the relationship between digital PLLs and STR algorithms.
Only the used of ML TED was covered here, its performance characteristics are detailed
in Proakis [2]. Other TED are easily available in the literature because the performance of
them does not affect directly the problem stated in this thesis they are just mentioned. For
a mathematical insight in synchronization algorithms, Meyr et al. [1] explains different cases
like data-aided or non-data-aided systems, operating at the symbol rate or higher rates.
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Chapter 2
Architecture and Estimation Algorithm for Sampling Rate
Estimation and Correction
This chapter presents a receiver structure designed to correct an offset between the
sampling frequencies detailed in Chapter 1. Here the use of interpolation in timing ad-
justment will be reviewed because the structure uses interpolation of the received signal to
resample at the transmitter’s sampling rate. The receiver’s structure is first shown to work
when the correct η is provided. Next, an algorithm is derived to estimate the correct η from
the incoming signal with the ML optimum criteria. Finally, an architecture is suggested
from the estimate of η.
2.1 Interpolation for Timing Adjustment
The sampling clock at the receiver is fixed and asynchronous to the transmitter’s sym-
bol clock. In STR, the non synchronized samples are interpolated to obtain new samples
synchronized to the transmitter’s symbol rate. Digital interpolation for timing recovery is
detailed in F. M. Gardner [7].
The STR structure used in this case is as follows: (1) interpolation is performed on
every incoming sample, (2) the interpolated samples are demodulated and (3) the symbol
decision is performed on the desired interpolated sample (Fig. 1.5). The interpolation
parameters are updated at the symbol rate, because the TED outputs an error value every
symbol period. An alternative approach that will not be covered here is to upsample the
signal and then downsample with an offset that will produce the desired interpolant [8].
Here the terms and concepts for interpolation and interpolation control when perform-
ing symbol timing recovery are reviewed. At the A/D, samples are taken at T uniform
intervals: ..., x ((n− 1)T ) , x (nT ) , x ((n+ 1)T ) , .... On the other hand, symbols are uni-
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formly spaced at Ts. Because the samples are not synchronized with the symbol rate, let
the desired sample fall somewhere between x (nT ) and x ((n+ 1)T ) (see Fig. 2.1a).
The interpolation function can be derived assuming that the digital signal x (nT ) is con-
verted to continuous time x (t) and filtered by an interpolating filter with impulse response
hI (n):
xi (t) =
∑
n
x (nT )hI (t− nT ) . (2.1)
The sample at the desired sample time kTI is obtained by evaluating xi (t) at t = kTI :
xi (kTI) =
∑
n
x (nT )hI (kTI − nT ) . (2.2)
Equation (2.2) can be expressed in terms of an index i. Define the change of variable [7]
i = mk − n, where n is the index of the signal samples, mk = floor
(
kTI
T
)
is a basepoint
index and µk = kTIT −mk is a fractional interval. The following equation is the foundation
for digital interpolation and is obtained using the previous definitions in (2.2):
xi (kTI) =
I2∑
i=I1
x [(mk − i)T ]hI [(µk + i)T ] , (2.3)
where the number of taps of the filter is defined by I2 − I1 + 1. The sample index is called
the basepoint index and represented by mk. The desired sample is located at a fraction of
the sample time (Fig. 2.1b), between nT and (n+ 1)T . This fraction is called fractional
interval, µk, and it satisfies 0 ≤ µ (k) < 1.
Note in (2.3) that samples of the input sequence, the impulse response of the interpo-
lating filter, the basepoint index and the fractional interval must be known to obtain the
desired interpolant.
The interpolation control structure provides the parameters mk and µk to the interpo-
lation function. Signal samples are available every T seconds so the interpolation control
also provides a trigger signal that is synchronized with the transmitter’s symbol rate.
The interpolation control is performed by a numerically controlled oscillator (NCO).
In this case, the NCO is a decrementing modulo-1 register that triggers every N samples
15
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Fig. 2.1: From M. Rice [3]: a)Relationship between the available samples and the desired
one. b)Relationship between the interpolation interval TI , the sample time T , the basepoint
indexmk and the fractional interval µk. c)Relationship between the NCO register, basepoint
index mk and fractional interval µk. The fractional interval µk is calculated from the NCO
register content and the control word W (n) using similar triangles.
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(Fig. 2.1c). The fractional interval and the trigger signal are calculated from the NCO
register as follows. Let nco (m) be the content of the NCO register:
nco (m) = [nco (m− 1)−W (m− 1)]mod (1) . (2.4)
The control wordW (m− 1) satistifiesW (m− 1) = 1N +v (m− 1) in the case of timing
error synchronization, where v (m) is the loop filter output. In general, the contents of the
NCO register will decrement by the amountW (m) every T seconds on average, so the NCO
register will underflow every Ts seconds. Therefore, the NCO period is Ti = TW (m) and the
control word can be rewritten as:
W (m) =
T
Ti
. (2.5)
W (m) can be interpreted as the estimate of the ratio of the sampling period to the inter-
polation period.
The value of the fractional interval is obtained from the NCO register values using
similar triangles (Fig. 2.1c) according to
µkT
nco (mk)
=
(1− µk)T
1− nco (mk + 1) , (2.6)
µk =
nco (mk)
W (mk)
. (2.7)
2.2 Architecture for Sampling Rate Correction
The objective of this thesis is to resample the received signal to a rate that is equal to
the transmitter. Based on the concepts detailed in Sec. 2.1, a receiver structure was designed
that correctly recovers information when the sampling frequency ratio, η, is known. Here
this structure is further explained.
At the A/D the samples are taken at T2 uniform intervals, however the desired samples
are spaced at T1 uniform intervals (Fig. 2.2). To counteract this problem the A/D samples at
T2 are used to extract the desired samples at intervals T1. If Fs1 > Fs2 the period between
desired samples is smaller than the period between A/D samples (i.e., T1 < T2) which
17
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Fig. 2.2: Relationship between A/D samples and desired samples: (a) Fs1 > Fs2 and (b)
Fs1 < Fs2.
creates instances where more than one new sample must be extracted from an available
A/D sample (see box in Fig. 2.2a). Conversely, if Fs1 < Fs2 then T1 > T2 and new samples
are not required from each available A/D sample (see box in Fig. 2.2b).
In Sec. 2.1 when the interpolation was analyzed for symbol timing recovery, the NCO
was used because one sample per symbol period was needed. In this case, when the interpo-
lation is used to resample at the transmitter sampling rate, a new sample per transmitter’s
period, T1, is required. For timing recovery it was derived that the control word used at
the NCO is an estimate of the ratio of the sampling frequency to the interpolation fre-
quency (2.5). Similarly, in the interpolation for sampling frequency recovery, the control
word is an estimate of the receiver’s sampling frequency to transmitter’s sampling frequency:
Fs2
Fs1
, previously defined as η.
Since an interpolant needs to be output every T1 seconds, and the incoming samples
are every T2 seconds, the NCO notifies the interpolator about the relationship between
the time axis t1 and t2. The NCO tracks when zero or more than one (i.e., 6= 1) interpo-
lated samples occur within T2 seconds, as shown in the boxes in Fig. 2.2. In the receiver
structure developed here the NCO is a modulo-1 counter that will underflow every time an
interpolated sample is needed.
Note that when Fs1 > Fs2, the fractional interval will be continuously decrementing
18
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µk 
Fig. 2.3: Relationship between NCO register, fractional interval µk and basepoint index
mk.
(or continuosly incrementing if Fs1 < Fs2) in the interval 0 ≤ µk < 1 and will reset with a
period related to η. Here, the STR approach is used to calculate µ at the kth instant (see
Fig. 2.3):
µkηT2
ηT2
=
nco (mk)
η
, (2.8)
µk =
nco (mk)
η
. (2.9)
The flow of this new receiver architecture (Fig. 2.4) is summarized in Table 2.1. Note
in Fig. 2.4 that at the output of the A/D, the frequency is Fs2 and at the output of the
interpolator the transmitter’s sampling frequency, Fs1, has been recovered.
The demodulation and detection of the newly sampled signal is performed with a
traditional receiver structure. The timing error, obtained with the TED defined in Chapter
Table 2.1: Sampling frequency offset receiver pseudocode.
1. The A/D output a new sample.
2. Fill the interpolation buffer with new sample.
3. Evaluate trigger signal at the NCO.
4. If there is a trigger signal at the NCO:
- perform interpolation
- perform demodulation and detection
- calculate timing error
- go to 3.
else
- go to 1.
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Fig. 2.4: Sampling frequency offset correction receiver structure.
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1 (1.21), drives the feedback system and the control word W (n) is set to the known value
of η.
2.3 Maximum Likelihood Estimation of η
The receiver structure developed in Sec. 2.2 was shown to work with the correct sam-
pling frequency ratio, η. Therefore, what follows is a derivation of the parameter η using
the ML optimum criteria. For this derivation let r (t) = s (t) + n (t) be the received signal,
where s (t) is the transmitted signal and n (t) is AWGN (1.6):
s (t) =
∑
n
a (n) p (t− nTs1) , (2.10)
where Ts1 = N1/Fs1 is the symbol period at the transmitter. This signal is sampled at the
analog-to-digital converter by a free running oscillator with frequency Fs2:
s (kT2) = s (t) |t=kT2 (2.11)
=
L0−1∑
n=0
a (n) p (kT2 − nTs1) (2.12)
=
L0−1∑
n=0
a (n) p
(
kT2 − nN1
Fs1
)
(2.13)
=
L0−1∑
n=0
a (n) p
(
k
1
Fs2
− nN1
Fs1
Fs2
Fs2
)
(2.14)
=
L0−1∑
n=0
a (n) p
(
1
Fs2
(
k − nN1Fs2
Fs1
))
(2.15)
=
L0−1∑
n=0
a (n) p
(
1
Fs2
(k − nN1η)
)
. (2.16)
To find the log-likelihood function p (r|a, η) recall that the noise n (t) is Gaussian, white
and zero-mean, therefore its probability density function (pdf) is:
p (n) =
1
(2piσ2)L0N/2
exp
{
− 1
2σ2
NL0−1∑
k=0
n2 (kT2)
}
, (2.17)
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where the bold and underline text is used to represent vectors, so r = s+ n. The joint pdf
p (r|a, η) can be expressed as
p (r|a, η) = 1
(2piσ2)L0N/2
exp
{
− 1
2σ2
NL0−1∑
k=0
|r (kT2)− s (kT2;a, η) |2
}
, (2.18)
where s (kT2;a, η) symbolizes that the signal s (kT2) depends on the symbol sequence a and
the ratio η. The log-likelihood function is obtained by applying the logarithm to (2.18):
Λ (a, η) = −L0N
2
ln
(
2piσ2
)− 1
2σ2
NL0−1∑
k=0
|r (kT2) |2 − 2r (kT2) s (kT2) + |s (kT2) |2. (2.19)
Note that the first term does not depend on η, and the log-likelihood function can be
rewritten as:
Λ (a, η) = − 1
2σ2
NL0−1∑
k=0
|r (kT2) |2 − 2r (kT2) s (kT2) + |s (kT2) |2. (2.20)
The derivative log-likelihood function is:
∂
∂η
Λ (a, η) = − 1
2σ2
∂
∂η
NL0−1∑
k=0
|r (kT2) |2 − 2r (kT2) s (kT2) + |s (kT2) |2, (2.21)
∂
∂η
Λ (a, η) = − 1
2σ2
∂
∂η
NL0−1∑
k=0
−2r (kT2)
L0−1∑
n=0
a (n) p
(
1
Fs2
(k − nN1η)
)
, (2.22)
∂
∂η
Λ (a, η) =
1
σ2
∂
∂η
NL0−1∑
k=0
r (kT2)
L0−1∑
n=0
a (n) p
(
1
Fs2
(k − nN1η)
)
. (2.23)
Equation (2.22) comes from replacing s (kT2) by (2.16) and observing that in (2.21)
the first term inside the summation does not depend on η and the third term is assumed to
be approximatedly 0.
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Interchanging the order of summation, (2.23) becomes
∂
∂η
Λ (a, η) =
1
σ2
L0−1∑
n=0
a (n)
NL0−1∑
k=0
r (kT2) p˙[
1
Fs2
(k − nN1η)]
(
−nN1
Fs2
)
. (2.24)
Note that the second summation,
NL0−1∑
k=0
r (kT2) p˙[
1
Fs2
(k − nN1η)], (2.25)
is recognized as the derivative-matched filter ouput, x˙
(
nη
Fs2
)
. Thus, (2.24) becomes:
∂
∂η
Λ (a, η) =
1
σ2
L0−1∑
n=0
a (n) x˙
(
nη
Fs2
)(
−nN1
Fs2
)
. (2.26)
The maximum likelihood sampling frequency ratio estimate is the value of η that maximizes
the log-likelihood function. The ML estimate ηˆ is the value of η that drives the following
equation to zero:
L0−1∑
n=0
a (n) x˙
(
nη
Fs2
)(
n
N2
Fs2
)
= 0. (2.27)
Note that this derivation was performed for the data-aided case. Proceeding in a similar
way, the ML sampling frequency ratio estimate for the non-data-aided case is obtained:
L0−1∑
n=0
aˆ (n) x˙
(
nη
Fs2
)(
n
N2
Fs2
)
= 0. (2.28)
2.4 Architecture of Sampling Frequency Ratio Error Detector
After deriving a formulae to find ηˆ, a similar procedure to that detailed in Sec. 1.3
for building the TED is used. The error signal that drives the estimation of the sampling
frequency ratio is obtained in (2.28). The sampling frequency ratio recovery system is thus
a feedback circuit with a PLL structure driven by this error signal.
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In the timing error case (1.21), the sum obtained at the ML estimate derivation repre-
sented a low pass filter applied to the timing error signal:
L0−1∑
k=0
a (k) x˙
(
k
Fs2
+ τ
)
= 0. (2.29)
From (2.28), the sum on n is interpreted as a filter that works at the symbol rate on the
error signal. The impulse response of this filter (Fig. 2.5) is defined by:
f (n) = n (u (n)− u (n− L0)) . (2.30)
From this impulse response it can be infered that there are several parameters that
influence the response of the loop filter and thus the behavior of the loop. Filter parameters
such as offset, length or slope can be varied widely.
Recall from Sec. 2.2 that the trigger signal of the NCO is generated by η and that η
was set as a known parameter in that structure. The control word W (m) was, on average,
equal to η. Now, the ML sampling frequency ratio estimate ηˆ is obtained in an adaptive
way. The error estimate derived with the ML criteria and from (2.28) should drive η to its
true value.
A complete structure for a baseband binary PAM receiver with a ML sampling fre-
quency ratio error detector (Fig. 2.6) is obtained by incorporating this sampling frequency
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ratio error detector (2.28) in the structure derived in Sec. 2.2.
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r(nT2) 
Fig. 2.6: Sampling frequencies ratio estimation for binary PAM.
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Chapter 3
Feed Forward Architecture for Sampling Rate Estimation
and Correction
This chapter presents a feed forward receiver structure designed to correct the sampling
frequency offset between transmitter and receiver. First, the receiver obtains a rough esti-
mate of the sampling frequency ratio η. Then, sampling frequency recovery interpolation
is performed with this estimated η. Finally, the timing adjustment of the sampled signal is
performed by a standard digital PLL receiver.
3.1 Feed Forward Spectral Estimation of η
As stated previously, a large sampling frequency offset must be corrected before estimat-
ing other unknown parameters (e.g., symbol timing, carrier phase and carrier frequency).
An estimator of the sampling frequency offset that works independently of a standard re-
ceiver structure is developed in this section.
The estimation of η is obtained at the receiver from the information in the signal’s
frequency spectrum. The signal is assumed to be sampled at the transmitter at Fs1 using N1
samples per symbol. With these assumptions, the receiver calculates the expected spectral
peak location. Using the receiver’s sampling frequency Fs2 and N2 samples per symbol,
the actual spectral peak is obtained. The value of η is simply the ratio of the expected
and actual spectral peaks. A symbol synchronization sequence is transmitted before the
data to help extract the actual spectral peak at the receiver. A buffer of the length of
the synchronization sequence is defined in the receiver, this buffer introduces a delay of LN
symbols to the detection process, where L is the length of the buffer and N is the number
of samples per symbol. After the buffer is filled, a DFT is applied to the buffer’s contents
and the actual spectral peak is found (Fig. 3.1). Once a rough estimate of η is obtained,
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Fig. 3.1: Feed forward spectral estimator for η.
the interpolation function for sampling frequency recovery processes the data in the buffer.
The fixed estimate ηˆ is fed to an interpolation control unit to sample the incoming signal
at approximately the transmitter’s sampling rate. The interpolation control structure was
described in Sec. 2.2, where an architecture for sampling rate correction that works with
the correct η was presented.
The assumption of the transmitter parameters and the frequency resolution in estimat-
ing the actual spectral peak influence the error of the η estimation. For a finer frequency res-
olution the number of data points (in this case, the length of the synchronization sequence)
must be increased. Conversely, to efficiently use the available transmission bandwith and
transmitter power the length of the symbol synchronization sequence must be minimize and
yet produce sufficiently accurate estimate of η.
The actual spectral peak may lie between two DFT samples. In general, zero padding
is used to better characterize the spectrum of a signal [9]. However, zero padding fails
to improve accuracy or resolution and an alternative algorithm, detailed in E. Jacobsen
et al. [10], was used to find a more accurate frequency estimator. This algorithm refines
the frequency estimation based on the samples of the DFT withouth increasing the DFT
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size. To obtain a more accurate estimate of the location of the spectral peak, a fractional
correction term, δ, is calculated and added to the integer peak index, k. The correction
term is obtained through
δ = −Re
[
(Xk+1 −Xk−1)
(2Xk −Xk−1 −Xk+1)
]
, (3.1)
where Xk−1, Xk and Xk+1 are DFT samples, and Xk is the frequency-domain peak sample.
Thus the peak location will be
kpeak = k + δ, (3.2)
and the frequency location of the peak is
f =
kpeakFs
NDFT
, (3.3)
where Fs is the sampling frequency in Hz and NDFT is the DFT size.
It is critical that the rough estimate of η be accurate enough to properly perform the
timing recovery loop (second stage of this receiver architecture) as the STR circuit will only
synchronize with a frequency offset of ∆fpull−in (1.22).
If the bin spacing of the DFT is equated to the pull-in range ∆fpull−in, then
Fs2
NFFT
= bin spacing (Hz), (3.4)
Fs2
NFFT
≈ ∆fpull−in, (3.5)
NFFT ≈ Fs2∆fpull−in , (3.6)
where NFFT is the number of points in the DFT (or FFT) computation. Therefore a
synchronization sequence of length NFFT guarantees that the digital PLL of this receiver
will lock.
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3.2 Standard Digital PLL for Timing Recovery
The second stage of the receiver is a standard structure that performs demodulation,
detection and digital PLL based symbol timing recovery in the presence of a residual sam-
pling frequency offset. Recall that at the transmitter the relationship between symbol and
sample rates is:
sample rate = N × symbol rate, (3.7)
1
T
= N
1
Ts
. (3.8)
Because the estimate ηˆ, and not the true η, is used in this receiver structure, there is a
small offset in the frequency of the resampled signal compared to the transmitter’s sampling
frequency. This difference can be stated as:
estimated sample rate ≈ N × symbol rate, (3.9)
1
T
= (N + )
1
Ts
, (3.10)
where  is a small error associated with estimating η.
Therefore, the estimated sampling frequency is Ts different from N samples/symbol
and thus the desired samples will not be spaced at exactly Ts/N apart in the interpolation
function. This residual timing error accumulation will be reflected in the behavior of the
NCO parameters [3]. Note that the NCO and interpolation function performed at this
stage are to recover the symbol timing as opposed to the interpolation performed intially
to recover the sampling frequency.
To analyze the effects of  on the receiver, recall from Sec. 2.1 that the control word is
set to W (n) = 1N + v (n). Since the error v (n) is driven to zero by the PLL, W (n) is on
average equal to 1N . The control wordW (n) decrements by
1
N even when there is a sampling
frequency offset (i.e., Ts 6= NT). At each instant the error, , increases and approaches
the sample period T. When  > 0 and  = T, the NCO produces a non-required trigger
signal. Conversely, when  < 0 its absolute value will approach T and when || = T, the
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NCO trigger is suppresed. Both outcomes are undesirable because they produce errors in
the detection of the signal.
Simultaneously to the trigger signal, the residual timing error also causes the fractional
interval µk to continuously increase (or decrease). Similar to above, the sign of the error 
determines which case occurs. If  > 0, then Ts > NT and µk increases and resets from a
value of 1 to 0. In addition, an extra interpolant is calculated from the available matched
filter output because a spurious trigger signal was produced. Because the extra interpolant
interferes with the correct detection, a practical solution is to discard it and not update the
timing error detector circuit.
Conversely, if  < 0 then Ts < NT and µk decreases and resets from a value of 0 to 1.
The trigger signal is not produced at the desired instant and the required interpolant is not
calculated. To counteract the effect of this case a zero is “stuffed” to generate a timing error
detector output and the circuit is updated with the “dummy” interpolant at that instant.
The relationship between Ts and T can be compared to the relationship between T1 and
T2 in Fig. 2.2.
The receiver structure that uses the feed forward spectral estimator for η (Fig. 3.2) takes
into account this residual sampling frequency offset scenario, and is built as follows: (1) the
feed forward spectral estimator detailed in Sec. 3.1 calculates ηˆ based on the synchronization
sequence, (2) the interpolation for clock frequency recovery is performed with this estimate ηˆ
and (3) a standard digital PLL for timing recovery corrects the residual sampling frequency
offset.
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Fig. 3.2: Receiver structure with feed forward spectral estimator for η.
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Chapter 4
Results
This chapter presents the results of implementing the receiver structures detailed in
Chapters 2 and 3. The performance of the proposed structures were evaluated through
computer simulations. The simulations where implemented in Matlab using: 7000 random
symbols, 4 samples per symbol, frequency ratios of 0.90 up to 0.99 with Fs1 = 8000 Hz,
noise variance of 5 × 10−3, SRRC pulse with 50% excess bandwith and pulse trunctation
Lp = 6 to expand 2Lp + 1 symbols.
4.1 Receiver with ML Sampling Frequency Ratio Estimator
The receiver structure detailed in Chapter 2 was implemented with the parameter η
initialized to 1 (i.e., Fs1 = Fs2) because the sampling frequencies are assumed to be very
similar. In addition, other values of η near the true value were used as initialization values
to test the behavior of the estimator. The loop filter (described in eq. 2.30) is a low pass
filter with a frequency response shown in Fig. 4.1. The filter’s parameters (length, offset
and slope) were varied in a trial/error way to determine which combination best drove the
error to zero.
The receiver structure with ML sampling frequency ratio estimator failed to drive η
to zero as derived in Sec. 2.3. The parameter η stayed in the assigned initial value with a
variance proportional to the filtered loop error. It was therefore not possible to succesfully
estimate η from the incoming signal in any of the simulations.
One reason this structure could not succesfully estimate η is because the ML estimation
depends on a priori knowledge of the true symbols an; instead, the estimated symbols aˆn
were used. However to use the known an, the signal timing information must be known,
which in this case it is not. With a timing offset the true symbols are used at the receiver
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Fig. 4.1: Loop filter frequency response. In this case a loop filter with f(n) = [−10 : 10].
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but not at the correct time. As a consequence, when estimating η, samples of a previous or
next symbol (depending on the sampling frequencies relationship) are used with a current
known symbol.
The assumptions made when implementing the loop filter affect the ML estimation.
In this simulation the parameters (oscillator sensitivity Ko and detector gain Kp) derived
in M. Rice [3] for ML TED were used to estimate the loop filter parameters. Additional
analysis of the loop error transfer function and the expected value of the error signal (S-
curve) for this sampling rate error detector are needed to estimate more accurate loop filter
parameters.
4.2 Receiver with Feed Forward Spectral Estimator
The receiver with feed forward spectral estimator was implemented using the MLTED
loop filter parameters Kp = 0.235, Ko = − 1N2 and ζ = 1√2 . The length of the synchro-
nization sequence was set to NFFT = 210 to perform the FFT. When the receiver assumed
transmitter parameters (Fs1, N1) that were equal or approximately equal to the actual pa-
rameters, the receiver structure successfully recovered the signal’s information. In addition,
correct detection of signal information was possible only when ηˆ generated a sampling rates
difference within the permissible range ∆fpull−in. Values of η as low as 0.90 where tested
(a sampling frequencies difference of approximately 800 Hz).
The behavior of the receiver with feed forward spectral estimator is shown in the
presence of a sampling frequency offset of 400 Hz (Figs. 4.2 - 4.4). Frequencies Fs1 = 8000
Hz and Fs2 = 7600 Hz were assumed (η = 0.95). The receiver structure calculates the
anticipated spectral peak assuming Fs1 = 8000 Hz and N1 = 4 samples per symbol, the
rough estimate obtained is ηˆ = 0.948148. The pull in range is defined to be ∆fpull−in = 20
Hz and the STR circuit corrects the error introduced from using ηˆ, that in this case is
approximately 16 Hz. The behavior of the loop filtered error and the fractional interval are
shown in Figs. 4.2 and 4.3, respectively. As expected, the fractional interval continuously
wraps around from a value of 1 to 0 to counteract the effect of  in equation (3.10). The
eye diagram and scatter plot (Fig. 4.4) show that the receiver structure correctly recovered
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the information.
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Fig. 4.2: Loop filtered timing error.
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Fig. 4.3: Second stage fractional interval µk.
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Chapter 5
Conclusions
A summary of the contributions of this thesis and potential future work are discussed.
5.1 Summary
The mathematical expression of the effect of a sampling frequency offset on a baseband
binary PAM signal was established. The expression was used to analyze the problem of
synchronization in the presence of a clock frequency offset. A digital receiver structure,
based on interpolation concepts, was presented that corrects the sampling frequency offset
when the correct η is known. Two receiver structures that estimate the ratio η where
designed. First, an estimator for the sampling frequency ratio was derived using the ML
optimum criteria. This estimator lead to the design of a feedback receiver structure to
extract the sampling frequency ratio error. This estimator did not drive the η error to zero
as it was implemented here. The second structure presented was a feed forward estimator
of the sampling frequency ratio that relies on the information in the spectrum of the signal
to estimate the ratio η. The estimator depends on the assumption of specific transmitter
parameters and a synchronization sequence. It is independent from a standard digital PLL
based receiver.
5.2 Future Work
This research creates new opportunities for study. The receiver structure developed
here corrected the sampling frequency offset of the signal and can be used with any circuit
that detects the sampling frequency ratio. Therefore, other sampling frequency ratio detec-
tors or error detectors can be explored mathematically and in an ad-hoc manner. Further
research on the behavior of the ML estimator is needed because it failed to estimate the
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error and detect the incoming signal information. The loop filter for the ML sampling rate
error detector should be analyzed in detail in order to derive more accurate filter parame-
ters. An analysis of the implementation and behavior of higher order loop filters could be
of interest since it has been shown [11] that the order of the prediction error filter influences
the accuracy of the frequency estimation error.
An alternative approach to those presented here may be a standard digital PLL based
receiver structure with adaptive parameters. This structure could be initialized with a large
∆fpull−in and the parameters designed to adapt to the right pull-in range. In addition,
other receiver structures that recover the sampling frequency but are not based on the
ratio of the clock frequencies could be explored. The performance of synchronizers under
a small clock frequency offset have been analyzed in M. Rice [1], but the performance
of synchronizers under a larger clock frequency offset and in the presence of a sampling
frequency recovery circuit could be explored. Finally, these derivations can be extended to
other linear modulation schemes and higher order constellations.
39
References
[1] H. Meyr, M. Moeneclaey, and S. A. Fechtel, Digital Communication Receivers: Syn-
chronization, Channel Estimation, and Signal Processing, ser. Wiley series in telecom-
munications and signal processing. Wiley-Interscience, 1998.
[2] J. G. Proakis, Digital Communications. Mc-Graw-Hill, 2000.
[3] M. Rice, Digital Communications A Discrete-Time Approach, ch. Symbol Timing Syn-
chronization. BYU Academic Publishing, 2007.
[4] F. M. Gardner, “Hangup in phase-lock loop,” IEEE Transactions on Communications,
vol. 25, pp. 1210–1214, 1977.
[5] K. H. Mueller and M. Muller, “Timing recovery in digital synchronous data receivers,”
IEEE Transactions on Communications, vol. 24, pp. 516–532, 1976.
[6] W. C. Lindsey and C. M. Chie, “A survey of digital phase-locked loops,” Proceedings
of the IEEE, vol. 69, pp. 410–431, 1981.
[7] F. M. Gardner, “Interpolation in digital modems - Part I: Fundamentals,” IEEE Trans-
actions on Communications, vol. 41.
[8] M. Rice and F. Harris, “Polyphase filterbanks for symbol timing synchronization in
sampled data receivers,” IEEE, pp. 982–986, 2002.
[9] B. P. Lathi, Signal Processing and Linear Systems. Oxford University Press, 1998.
[10] E. Jacobsen and P. Kootsookos, “Fast, accurate frequency estimators,” IEEE Signal
Processing Magazine, pp. 123–125, 2007.
[11] D. Tufts and R. Kumaresan, “Accuracy of frequency estimation and its relation to
prediction filter order,” Acoustics, Speech, and Signal Processing, IEEE International
Conference on ICASSP ’84, vol. 9, pp. 593–596, 1984.
